

APPENDIX C

(CLEAN VERSION OF ALL PENDING CLAIMS)

(Serial No. Not yet assigned)



CLAIMS

What is claimed is:

Al

- 1. (Amended) A method for producing nonwarped semiconductor die from a wafer having a front side, a back side, and a front side layer on a portion of said wafer causing a stress, said method comprising: reducing a cross-section of said semiconductor die by thinning said semiconductor die; applying a stress-balancing layer to said; and singulating said wafer into a plurality of semiconductor die.
- 2. (Amended) A method in accordance with claim 1, wherein said front side layer comprises a layer applied in fabrication of said semiconductor die.
- 3. (Amended) A method in accordance with claim 1, wherein said front side layer comprises a layer of passivation material.
 - 4. A method in accordance with claim 1, wherein said thinning comprises grinding.
- 5. A method in accordance with claim 1, wherein said thinning comprises a chemical-mechanical method.
- 6. A method in accordance with claim 1, wherein said semiconductor die comprises an integrated circuit semiconductor die.
- 7. (Amended) A method in accordance with claim 1, wherein said stress-balancing layer comprises a layer substantially covering said back side.
- 8. A method in accordance with claim 1, wherein said stress-balancing layer comprises a strip covering a selected portion of a row of semiconductor dice on said wafer.

- 9. (Amended) A method in accordance with claim 1, wherein said stress-balancing layer comprises a plurality of portions, each said portion covering a selected portion of said thinned semiconductor die on said wafer.
- 10. A method in accordance with claim 9, wherein said selected portion comprises a majority of said thinned semiconductor die.
- 11. A method in accordance with claim 1, wherein said stress-balancing layer comprises a film.

Cony.

- 12. A method in accordance with claim 1, wherein said stress-balancing layer comprises a layer applied to said thinned semiconductor die by one of a chemical vapor deposition (CVD) process, an evaporation process, and an epitaxy process.
- 13. A method in accordance with claim 1, wherein said stress-balancing layer comprises a layer applied to said thinned semiconductor die by one of LPCVD, APCVD, MOCVD, PECVD, and UHVCVD.
- 14. A method in accordance with claim 1, wherein said stress-balancing layer comprises a layer applied to said thinned semiconductor die by one of VPE, MBE, and CMOSE.
- 15. A method in accordance with claim 1, wherein said stress-balancing layer comprises a single homogeneous component.
- 16. A method in accordance with claim 15, wherein said stress-balancing layer comprises one of a metal, alloy, metalorganic material, photoresist material, and an organic polymer.
- 17. A method in accordance with claim 1, wherein said stress-balancing layer comprises a heterogeneous composite structure comprising reinforcing particles in a solid matrix material.

- 18. A method in accordance with claim 17, wherein said reinforcing particles comprise inorganic particles.
- 19. A method in accordance with claim 17, wherein said reinforcing particles comprise one of a metal, an alloy, glass, and a combination thereof.
- 20. A method in accordance with claim 17, wherein said reinforcing particles comprise particles for providing reinforcement in the X-Y plane of said stress-balancing layer.

Al cort.

- 21. A method in accordance with claim 17, wherein said reinforcing particles comprise particles for providing reinforcement in the X, Y, and Z directions.
- 22. A method in accordance with claim 17, wherein said matrix material comprises one of silicon dioxide, silicon nitride, and an organic polymeric material.
- 23. (Amended) A method in accordance with claim 1, wherein said semiconductor die comprises one of a DIP, SIP, ZIP, PLCC, SOJ, SIMM, DIMM, LOC, QFP, SOP, TSOP, and a flip-chip.
- 24. A method in accordance with claim 1, wherein said stress-balancing layer comprises a material markable with indicia.
- 25. A method in accordance with claim 22, wherein said stress-balancing layer comprises a material markable by optical radiation energy.
- 26. A method in accordance with claim 22, wherein said stress-balancing layer comprises a polytetrafluoroethylene tape.
- 27. (Amended) A method in accordance with claim 25, further comprising exposing a portion of said material markable with optical energy exposing at least a portion of said material

markable to one of a Nd:YAG (yttrium aluminum garnet), Nd:YLP (pulsed yttrium fiber laser) or carbon dioxide laser.

28. (Amended) A method in accordance with claim 1, further comprising: applying a tape over said stress-balancing layer, said tape comprising a UV-penetrable polyvinyl chloride tape having an acrylic UV-sensitive adhesive disposed thereon; and exposing a portion of said tape with optical energy exposing at least a portion of said tape to one of a Nd:YAG, Nd-YLP or carbon dioxide laser.

A l cont

- 29. (Amended) A method in accordance with claim 1, wherein said stress-balancing layer comprises a first sublayer having high rigidity in the X-direction and a second sub-layer having high rigidity in the Y-direction.
- 30. (Amended) A method in accordance with claim 1, wherein said stress-balancing layer comprises a layer having a coefficient of thermal expansion substantially similar to a coefficient of thermal expansion of said front side layer.
- 31. (Amended) A method in accordance with claim 1, further comprising applying a dieattach adhesive to at least a portion of a surface of said stress-balancing layer.
- 32. (Amended) A method in accordance with claim 1, further comprising applying a temporary reinforcement layer over at least a portion of said front side layer prior to thinning said back side.
- 33. (Amended) A method for producing a small Z-dimension nonwarped semiconductor die from a semiconductor wafer having a front side, a back side, and a stress applied thereto by a front side layer, said method comprising: reducing a cross-section of said semiconductor die by thinning said back side thereof;

applying a rigid stress-balancing layer to a portion of said thinned back side; and singulating said wafer into a plurality of nonwarped semiconductor dice.

- 34. (Amended) A method in accordance with claim 33, wherein said front side layer comprises a layer applied in a microcircuit fabrication step.
- 35. (Amended) A method in accordance with claim 33, wherein said front side layer comprises a layer of passivation material.

Cont

- 36. A method in accordance with claim 33, wherein said thinning comprises grinding by a grinding apparatus.
- 37. A method in accordance with claim 33, wherein said thinning comprises a chemical-physical method.
- 38. A method in accordance with claim 33, wherein said semiconductor die comprises an integrated circuit semiconductor die.
- 39. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a layer substantially covering said thinned back side.
- 40. A method in accordance with claim 33, wherein said stress-balancing layer comprises a strip covering a selected portion of a row of semiconductor dice on said wafer.
- 41. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a plurality of discrete portions, each said portion covering a selected portion of the thinned back side of a die on said wafer.
- 42. (Amended) A method in accordance with claim 41, wherein said selected portion comprises a majority of said thinned die back side.

- 43. A method in accordance with claim 33, wherein said stress-balancing layer comprises a film.
- 44. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a layer applied to said thinned back side by one of a chemical vapor deposition (CVD) process, an evaporation process, and an epitaxy process.
- 45. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a layer applied to said thinned back side by one of LPCVD, APCVD, MOCVD, PECVD, and UHVCVD.

46. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a layer applied to said thinned back side by one of VPE, MBE, and CMOSE.

- 47. A method in accordance with claim 33, wherein said stress-balancing layer comprises a single homogeneous component.
- 48. A method in accordance with claim 47, wherein said stress-balancing layer comprises one of a metal, alloy, metalorganic material, photoresist material, and an organic polymer.
- 49. A method in accordance with claim 33, wherein said stress-balancing layer comprises a heterogeneous composite structure comprising reinforcing particles in a solid matrix material.
- 50. A method in accordance with claim 49, wherein said reinforcing particles comprise particles of inorganic material.
- 51. A method in accordance with claim 49, wherein said reinforcing particles comprise one of a metal, an alloy, and glass.

- 52. A method in accordance with claim 49, wherein said reinforcing particles comprise particles for providing reinforcement in the X-Y plane of said stress-balancing layer.
- 53. A method in accordance with claim 49, wherein said reinforcing particles comprise particle for providing reinforcement in the X, Y, and Z directions.
- 54. A method in accordance with claim 49, wherein said matrix material comprises one of silicon dioxide, silicon nitride, and an organic polymeric material.

Al cont.

- 55. A method in accordance with claim 33, wherein said die comprises one of a DIP, SIP, ZIP, PLCC, SOJ, SIMM, DIMM, LOC, QFP, SOP, TSOP, and a flip-chip.
- 56. A method in accordance with claim 33, wherein said stress-balancing layer comprises a material markable with indicia.
- 57. A method in accordance with claim 56, wherein said stress-balancing layer comprises a material markable by optical radiation energy.
- 58. A method in accordance with claim 56, wherein said stress-balancing layer comprises a polytetrafluoroethylene tape.
- 59. (Amended) A method in accordance with claim 56, further comprising exposing a portion of said material markable with optical energy exposing at least a portion of said material markable to one of a Nd:YAG (yttrium aluminum garnet), Nd:YLP (pulsed yttrium fiber laser) or carbon dioxide laser.
- 60. (Amended) A method in accordance with claim 33, further comprising applying a tape over said stress-balancing layer, said tape comprising a UV-penetrable polyvinyl chloride tape having an acrylic UV-sensitive adhesive disposed thereon, and exposing a portion of said

tape with optical energy exposing at least a portion of said tape to one of a Nd:YAG, Nd-YLP, or carbon dioxide laser.

- 61. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a first sublayer having high rigidity in the X-direction, and a second sublayer having high rigidity in the Y-direction.
- 62. (Amended) A method in accordance with claim 33, wherein said stress-balancing layer comprises a layer having a coefficient of thermal expansion substantially similar to that of said front side layer.
- 63. (Amended) A method in accordance with claim 33, further comprising applying a die-attach adhesive to at least a portion of an outer surface of said stress-balancing layer.
- 64. (Amended) A method in accordance with claim 33, further comprising applying a temporary reinforcement layer over said front side layer prior to thinning said back side.
- 65. (Amended) A method for producing low Z-dimension nonwarped semiconductor dice having a die front side, a die back side, and a stress applied thereto by a die front side layer, said method comprising:

forming a semiconductor wafer having a front side, a back side, a plurality of microcircuits on said front side, and a front side layer applying stress to said wafer;

reducing a cross-section of said semiconductor wafer by thinning said back side thereof;

singulating said wafer into a plurality of semiconductor dice; and applying a rigid stress-balancing layer to said thinned back side under conditions which apply a back side stress generally equivalent to said front side stress upon restoration to conditions of said semiconductor die use.

- 66. (Amended) A method in accordance with claim 65, wherein said front side layer comprises a layer of passivation material.
- 67. (Amended) A method in accordance with claim 65, wherein said stress-balancing layer comprises a layer applied to said back side by one of a chemical vapor deposition (CVD) process, an evaporation process, and an epitaxy process.
- 68. (Amended) A method in accordance with claim 65, wherein said stress-balancing layer comprises a layer applied to said back side by one of LPCVD, APCVD, MOCVD, PECVD, and UHVCVD.

Cont.

- 69. (Amended) A method in accordance with claim 65, wherein said stress-balancing layer comprises a layer applied to said back side by one of VPE, MBE, and CMOSE.
- 70. A method in accordance with claim 65, wherein said stress-balancing layer comprises a single homogeneous component.
- 71. A method in accordance with claim 70, wherein said stress-balancing layer comprises one of a metal, alloy, metalorganic material, photoresist material, and an organic polymer.
- 72. A method in accordance with claim 65, wherein said stress-balancing layer comprises a heterogeneous composite structure comprising reinforcing particles in a solid matrix material.
- 73. A method in accordance with claim 72, wherein said reinforcing particles comprise particles of inorganic material.
- 74. A method in accordance with claim 72, wherein said reinforcing particles comprise one of a metal, an alloy, and glass.

- 75. (Amended) A semiconductor die, comprising: a semiconductor substrate having a front side and a back side; an integrated circuit on a portion of said front side; a passivation layer covering a portion of said integrated circuit; and a stress-balancing layer covering at least a portion of said back side.
- 76. A semiconductor die in accordance with claim 75, wherein said stress-balancing layer comprises one of a single component layer, a substantially homogeneous mixture of a strong material in a matrix material, a heterogeneous composite of particles of a strong material in a matrix material, and a tape with rigidity in the X-Y plane.

Al Cont

- 77. A semiconductor die in accordance with claim 75, wherein said stress-balancing layer comprises an adhesive material.
- 78. A semiconductor die in accordance with claim 75, wherein said stress-balancing layer comprises a layer for laser-marking.
- 79. A semiconductor die in accordance with claim 75, further comprising an adhesive layer attached to said stress-balancing layer.
- 80. (Amended) A nonwarp semiconductor die in accordance with claim 79, wherein said adhesive layer comprises a layer of material for laser-marking.
- 81. (Amended) A nonwarp semiconductor die, comprising:a semiconductor substrate having a front side, a back side, and a low ratio of height to a horizontal dimension;

an integrated circuit on said front side;

a passivation layer covering a portion of said integrated circuit exerting a stress on said substrate front side;

- a stress-balancing layer covering at least a portion of said back side, said stressbalancing layer for balancing a portion of said front side stress with a generally equivalent back side stress.
- 82. (Amended) A nonwarp semiconductor die in accordance with claim 81, wherein said stress-balancing layer comprises one of a single component layer, a substantially homogeneous mixture of a strong material in a matrix material, a heterogeneous composite of particles of a strong material in a matrix material, and a tape with rigidity in the X-Y plane.
- 83. (Amended) A nonwarp semiconductor die in accordance with claim 81, wherein said stress-balancing layer comprises an adhesive material.
- 84. (Amended) A nonwarp semiconductor die in accordance with claim 83, wherein said stress-balancing layer comprises a layer of material for laser-marking.
- 85. (Amended) A nonwarp semiconductor die in accordance with claim 81, further comprising an adhesive layer attached to said stress-balancing layer.
- 86. (Amended) A nonwarp semiconductor die in accordance with claim 85, wherein said adhesive layer for laser-marking.